Abstract Mapping neuro-inspired algorithms to sensor backplanes of on-chip hardware require shifting the signal processing from digital to the analog domain, demanding memory technologies beyond conventional CMOS binary storage units. Using memristors for building analog data storage is one of the promising approaches amongst emerging non-volatile memory technologies. Recently, a memristive multi-level memory (MLM) cell for storing discrete analog values has been developed in which memory system is implemented combining memristors in voltage divider configuration. In given example, the memory cell of 3 sub-cells with a memristor in each was programmed to store ternary bits which overall achieved 10 and 27 discrete voltage levels. However, for further use of proposed memory cell in analog signal processing circuits data encoder is required to generate control voltages for programming memristors to store discrete analog values. In this paper, we present the design and performance analysis of data encoder that generates write pattern signals for 10 level memristive memory.
process and store. The information can be encoded into visual, acoustic and semantic representations [1] . Information transmission and transformation of such character is achieved with the neural network of the brain [2] .
First, sensory neurons receive the signals in the analog domain and pass the signal to the neurons of the network that maintains a voltage gradient across its membrane, that has a different charge, depending on the ions within the cell [3] . If the voltage changes significantly, an electrochemical pulse called an action potential (or nerve impulse) is generated. Thus the network of such neurons interacts between themselves in the mixed signal domains. [4] . The encoded information is then stored in form of the synapses -a neuron to neuron connection, which strength can be increased or decreased over time and learning process. Every single neuron can form thousands of connections with other neurons in this way, which means a typical brain would have 100 trillion synapses [5] . This information according to neuroscience literature is stored in form of analog information in the human brain.
Data processing that takes place in human brain outperforms modern processors on many tasks like data classification and pattern recognition. This inspires neuromorphic engineers to build massively parallel architectures emulating the human brain by modeling lowpower computing elements -neurons and adaptive memory elements -synapses. One of the ways to implement computing systems that can mimic massive parallelism and low power operation as in brain is to scale dense non-volatile memory crossbar arrays [6] . In this paper, a neuron inspired memristor based multi-level memory (MLM) with analog data encoder that can be used in crossbar arrays is presented. We build the motivation of using multi-level memories on the premise that analog memories are integral to the development of cognitive algorithms, both at sensory processing level and in high levels of cognitive function implementations. The presented circuit is configured to store 10 discrete analog values and simulated for different temperature conditions.
The paper is organized as follows: Section II provides background information of the memory cell used in the paper. Further, the circuit for data encoder that generates control voltages for writing discrete analog values is discussed. In following section simulation results of the memory cell with data encoder at different temperature conditions is presented.
Background
In this paper, we present an encoder for proposed memory cell in [7] based on memristors, arranged in a potential divider configuration that could emulate a weighted addition that is indicative of dendritic segments of the neuron. To enable writing discrete analog values into the cell it is required to encode the analog input into ternary bit write pattern control voltages that are used to program memristors in the sub-cells. The memory cell is programmed using ternary bits of different amplitude [0V ; 2.5V ; 4V ] of corresponding logical values[0; 1; 2]. Fig. 1 Shows the example of writing analog input voltage of an amplitude 1.3V which correspond to 012 write pattern that generates [0V ; 2.5V ; 4V ] write pulses to be sent to the relative [V w1 ; V w1 ; V w1 ] write ports.
To start with, the main advantage of the design of given memory cell is that it is purely based on memristors. As memristors are nanoscale devices that operate with current leakage which will result in less area and power consumption [8] . In proposed memory cell shown in Fig. 2 , the ungrounded node serves as an input port for receiving signals and represents the membrane resistance. Its structure of voltage divider provides with different V out levels across R 0 during the read operation, resulting from the V r read input voltage applied across the membrane resistance, where the membrane resistance is represented as the total resistance of memristors connected in parallel. The cell is programmed to ternary logic to achieve an increased number of states by exploiting the state changes of multiple memristors at a given time, overcoming the limitations of using single memristor that is practically limited by the device variability and implementation complexity. Each memristor of the cell is placed into sub-cells, which are used for programming the memristor to high V 2 , medium V 1 and low V 0 states. To program each memristor to the desired state the write signal V w is applied through the write port from the positive terminal of the memristors, and the reset signal V s that precedes every write operation to erase previous states is applied from the negative terminal -reset port of the device. In general, the memory cell with n sub-cells can store mn discrete values, where m is the number of different levels of voltage that is applied through V w 1 , V w 2 , V w 3 write ports of the sub-cells. In this paper, simulation results of the memory cell with n = 3 sub-cells are presented, each of them programmable to m = 3(V 0 , V 1 , V 2 ) states which could result in up to 27 level discrete analog memory. It is to be noted that resistance values used for connecting to reset, write, read ports R 1 , R 2 , R 3 should be set as R 1 R2 R3, otherwise, for n = 3 and m = 3 memory cell, discrete output levels will decrease down to 10 different values. This is the result of equal voltage drop within each sub-cell shown in Fig.2 which combines to the overall number of output states. Achieved 10 V out output states of the memory cell are presented in Fig.  5 . For reading the V out output states of the circuit read signal V r is applied to the V r read ports of the sub-cell. For the setup with an encoder, the timeline of the single cycle of resetting, writing, and reading is provided in Fig. 4 . For simulations of the circuit initially 4V write signal V 1 corresponding to logic 2 , 2.5V write signal V 1 corresponding to logic 1 and 0V write signal V 0 corresponding to logic 0; 4V V s reset signal; 0.05V V r read signals were used. As regards resistors values,in this paper we used the setup of R 1 = R 2 = R 3 resistances was set as 500Ω, and R w1 = R w2 = R w3 resistances was set 1500Ω , respectively. The resistance of R w write port is greater as it connects to the encoder output ports and to ensure the working of the memory is stable the load resistance was increased. For the simulations, the memory cell performance memristor model described in [9] was used in LTSpice [10]. 
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Encoder design
To design an encoder for the proposed memory cell, first, its 10 discrete output levels were sorted from small to large and its corresponding write pattern codes (Fig.  5) were assigned to the analog value ranges [a 1 ; a 2 ] that are given in Table 1 . In this paper, we assume that analog input signal variation will be within 3V amplitude and this value is divided to 10 ranges. To encode analog input signal into write pattern V w1 , V w2 , V w3 control voltages it is required to identify which range [a 1 ; a 2 ] of analog values it belongs to and after that generate the voltage pulses according to its assigned write pattern code [0V ; 2.5V ; 4V ] for corresponding [0; 1; 2] logic values. To implement this it was decided to construct separate code selector blocks for each write ports V w . The circuit design of this encoder is presented in Fig.  3 . The circuit consists of 3 code selecting blocks for 3 write ports V w1 , V w2 , V w3 of the memory cell. Selector itself consists of comparison, thresholding, and summa- In case the output of this block is high it will generate assigned V w voltage pulse from the thresholding block which consists of a comparator with V t h reference voltage. As the input signal can belong to only one range [a 1 ; a 2 ], outputs of all thresholding blocks are summed to implement logical conjunction and produce V w write signal. For comparison and thresholding blocks the model of operational amplifier LT C6702 and for summing amplifier at the summation block model LT C1006 was used. While AND gate circuit was built with 0.18µ CMOS transistor technology. Further information on circuit configuration is provided in Table 2 .
Results
To test the performance of the encoder train of pulses with an amplitude ranged from 0V to 3V with the step of 0.05V and the duration of 0.6ms was fed to the circuit input port (Fig.6 (a) ). Before writing the signals from given input train, the memory cell was reset with 4V amplitude signal, preceding each write operation as shown in Fig.4 . Afterwards, the write signal is sent to the encoder and produced write pattern control voltages was fed to V w1 , V w2 , V w3 write ports for programming the memory cell to discrete analog level. Then the read signal with the duration of 0.2ms is sent to check the V out output voltage. Output of the encoder resulted in [4V ; 2, V ; (−0.2; 0.004)V ] for [2; 1; 0] logical values relatively. Slight variations in the write pattern resulted as well in the shift of V out output levels of the memory cell. This can be seen in Fig. 5(a) and Fig. 5(b) . In Fig. 5(a) the outputs of the memory cell were programmed by directly applying write pattern voltages, without an encoder, while for Fig. 5(b) the output of the memory cell operating with an encoder at the temperature of 50
• C is provided. Table 3 shows average output levels of the memory and its standard deviation at the temperature of 20
• C and 50
• C. It can be seen that the output of the memory cell programmed with an encoder change negligible at this range of temperature. Power dissipation for single data encoder an memory cell pair can reach up to 94.5mW.
Conclusion
In this paper, we presented the multi-level memristive memory cell with data encoding control circuits. Presented memory cell can be used in the crossbar arrays to store discrete analog values. The proposed encoder circuit consists of operational amplifiers and CMOS tran-sistors which configuration can be further improved to reduce power and area consumption. Simulation results showed that the memory cell outputs negligibly vary at different temperature conditions. Inspired from neuron structure the memory cell stores discrete analog values encoding the analog input, which can be used in the implementations of the neuromorphic systems for synaptic weights storage. Incorporating analog storage of discrete values allows analog data computation which results in improved performance in terms of speed. To ensure the compatibility of the memory cell with data encoder and stable performance of the memory cell resistance values of the resistive network of sub-cells were increased which involved increasing write and reset control voltage amplitudes.
